Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Board-level multiterminal net routing for FPGA-based logic emulation
Mak W., Wong D. ACM Transactions on Design Automation of Electronic Systems2 (2):151-167,1997.Type:Article
Date Reviewed: Oct 1 1997

Field-programmable gate arrays (FPGAs) can be used effectively to emulate complex digital systems. This paper is concerned with their use in the emulation of complex digital designs. In a previous paper [1], the authors showed that the board-level routing problem is NP-complete, and they now show how a relaxation of constraints can make the problem solvable. A network flow–based algorithm is given in pseudocode form, and three lemmas establish its viability. The paper ends with a table that shows the result of practical experiments with the method.

Reviewer:  A. D. Booth Review #: CR121039 (9710-0791)
1) Mak, W. K. and Wong, D. F. On optimal board-level routing for FPGA-based logic emulation. In Proceedings of the 32nd ACM/IEEE Design Automation Conference (San Francisco, CA, June 12–16, 1995), B. T. Preas, Chr., ACM, New York, 1995, 552–556.
Bookmark and Share
 
Placement And Routing (B.7.2 ... )
 
 
Gate Arrays (B.7.1 ... )
 
 
Verification (B.7.2 ... )
 
 
Design Aids (B.7.2 )
 
 
Types And Design Styles (B.7.1 )
 
Would you recommend this review?
yes
no
Other reviews under "Placement And Routing": Date
A 2d channel router for the diagonal model
Lodi E., Luccio F., Song X. Integration, the VLSI Journal 11(2): 111-125, 1991. Type: Article
Aug 1 1992
Tree placement in Cascode-switch macros
Sarrafzadeh M. Integration, the VLSI Journal 11(2): 127-139, 1991. Type: Article
Oct 1 1992
VYUHA
Ravikumar C., Sastry S. Integration, the VLSI Journal 11(2): 141-157, 1991. Type: Article
Aug 1 1992
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy