Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Tree placement in Cascode-switch macros
Sarrafzadeh M. Integration, the VLSI Journal11 (2):127-139,1991.Type:Article
Date Reviewed: Oct 1 1992

A simple method is presented for ensuring that at least half the possible alignments of logic trees in a rail will be achieved. Given t logic trees over n variables, the problem is twofold: place the trees in a sequential order (in a rail) while simultaneously using switching to position variables in the trees to achieve maximal alignment. (A logic tree is an n × 2 matrix over the input variables, with possibly empty entries.) Alignment occurs when entries of adjacent columns of identical levels coincide.

Achieving the maximum number of alignments is NP-complete, but the author’s heuristic is guaranteed to produce at least half the maximum. Given an alignment graph G of the trees, the heuristic, based on the match-and-combine principle of Sarrafzadeh and Preparata [1], computes a maximum-weighted matching in G. The matched nodes are combined and a new alignment graph is constructed. The matching is repeated until only one node remains. The initial matching provably gives at least half the maximum number of matches, so the follow-up heuristic algorithm often produces good results. Further, by an elegant reduction of two-tree matching to maximum matching in permutation graphs, the matching is achieved in O ( t 3 + t 2 c n 2 log n ) time, where c is the maximum number of configurations of a tree.

Reviewer:  C. K. Cheng Review #: CR115604
1) Sarrafzadeh, M. and Preparata, F. P. A bottom-up layout technique based on two-rectangle routing. Integr. VLSI J. 5, 4 (Dec. 1987), 231–246.
Bookmark and Share
 
Placement And Routing (B.7.2 ... )
 
 
Optimization (B.6.3 ... )
 
 
Switching Theory (B.6.3 ... )
 
 
VLSI (Very Large Scale Integration) (B.7.1 ... )
 
Would you recommend this review?
yes
no
Other reviews under "Placement And Routing": Date
A 2d channel router for the diagonal model
Lodi E., Luccio F., Song X. Integration, the VLSI Journal 11(2): 111-125, 1991. Type: Article
Aug 1 1992
VYUHA
Ravikumar C., Sastry S. Integration, the VLSI Journal 11(2): 141-157, 1991. Type: Article
Aug 1 1992
Routing in and around a rectangle using the overlap model
Chaudhary K., Robinson P. Integration, the VLSI Journal 11(2): 159-167, 1991. Type: Article
Jan 1 1993
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy