Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Vector Pipelining, Chaining, and Speed on the IBM 3090 and Cray X-MP
Cheng H. Computer22 (9):31-42, 44, 46,1989.Type:Article
Date Reviewed: Oct 1 1990

Cheng attempts to characterize the performance of 24 simple vectorizable FORTRAN loops on two vector supercomputers. Cheng collected the data scientifically and compares the two machines. This paper is intended for several audiences: vector computer programmers who want to achieve better performance, compiler writers who want to optimize simple kernel loops, and computer architects who want to improve the performance of next-generation systems. The paper suffers from many flaws, making it hard to read and perhaps redundant for many.

The paper is filled with large tables of speeds, which are difficult to assimilate, and text that goes through the tables line by line. A few graphs would have gone a long way--I found it difficult to keep my interest through the whole paper. Also, the author gives no justification for choosing these particular kernel loops. Optimization of inner loop kernels is easy to analyze, but the real performance benefit of vector computers comes from more deeply nested loop structures.

For those with little knowledge of the IBM 3090 VF or Cray X-MP vector processors, this paper will provide an introduction. It gives little insight into how to get performance out of a system, however, especially since some of the performance quirks are due to characteristics of the software, such as compilers, rather than of the vector hardware.

Reviewer:  M. Wolfe Review #: CR114065
Bookmark and Share
 
Array And Vector Processors (C.1.2 ... )
 
 
Benchmarks (K.6.2 ... )
 
 
Cray X-Mp (C.5.1 ... )
 
 
Pipeline Processors (C.1.2 ... )
 
 
Installation Management (K.6.2 )
 
 
Large And Medium (“Mainframe”) Computers (C.5.1 )
 
  more  
Would you recommend this review?
yes
no
Other reviews under "Array And Vector Processors": Date
Array processing machines: an abstract model
van Leeuwen J., Wiedermann J. BIT 27(1): 25-43, 1987. Type: Article
Mar 1 1988
A unified approach to a class of data movements on an array processor
Flanders P. IEEE Transactions on Computers 31(9): 809-819, 1982. Type: Article
May 1 1985
Gracefully degradable processor arrays
Fortes J., Raghavendra C. IEEE Transactions on Computers 34(11): 1033-1044, 1985. Type: Article
Nov 1 1986
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy