Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
GRID codes: strip-based erasure codes with high fault tolerance for storage systems
Li M., Shu J., Zheng W. ACM Transactions on Storage4 (4):1-22,2009.Type:Article
Date Reviewed: May 26 2010

As the authors correctly suggest in the introduction, no code is perfect and selecting code for an application always involves tradeoffs. Although GRID codes--“a new family of erasure codes with high fault tolerance”--may not be optimal with respect to any single parameter, they may be the best codes for storage applications. This is because the combination of less-than-optimal parameters is better than any other class of codes.

The paper includes examples that show fault tolerance up to 15, efficiency up to 80 percent, very regular architectures, completely XOR-based operations, optimal small-write performance, and low reconstruction cost using local sets of data. Other codes exist that are better for any single feature. For example, Reed-Solomon codes have higher fault tolerance and optimal efficiency, but require more complex operations to detect and correct errors; this results in lower bandwidth for data transmission. Therefore, for storage applications, the higher bandwidth might be better than higher fault tolerance and higher efficiency.

The paper is very well written and accessible to nonspecialists. It compares and contrasts various classes of codes. It is an excellent paper for readers who want to learn the advantages and disadvantages of using a variety of codes.

Reviewer:  F. Gail Gray Review #: CR138029 (1009-0904)
Bookmark and Share
 
Reliability, Testing, And Fault-Tolerance (B.8.1 )
 
 
Information Theory (H.1.1 ... )
 
 
Secondary Storage (D.4.2 ... )
 
 
Information Storage (H.3.2 )
 
 
Storage Management (D.4.2 )
 
 
Systems And Information Theory (H.1.1 )
 
Would you recommend this review?
yes
no
Other reviews under "Reliability, Testing, And Fault-Tolerance": Date
Scheduling tests for VLSI systems under power constraints
Chou R., Saluja K. (ed), Agrawal V. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 5(2): 175-185, 1997. Type: Article
Feb 1 1998
Introduction to IDDQ testing
Chakravarty S., Thadikaran P., Kluwer Academic Publishers, Norwell, MA, 1997. Type: Book (9780792399452)
Feb 1 1998
Fault-tolerant self-organizing map implemented by wafer-scale integration
Yasunaga M., Hachiya I., Moki K., Kim J. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 6(2): 257-265, 1998. Type: Article
Oct 1 1998
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy