Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Concurrent error detection in Reed-Solomon encoders and decoders
Cardarilli G., Pontarelli S., Re M., Salsano A. IEEE Transactions on Very Large Scale Integration (VLSI) Systems15 (7):842-846,2007.Type:Article
Date Reviewed: Jan 24 2008

Reed-Solomon (RS) error-correcting codes are able to detect and correct errors in transmission and storage systems and are used in a wide variety of commercial applications, such as DVD, worldwide interoperability for microwave access (WiMAX), and Advanced Television Systems Committee (ATSC) standards. Measures and techniques for designing a self-checking RS encoder and decoder, able to detect and correct errors introduced in an encoder or decoder by the RS system, are presented in other publications [1,2].

The main contribution of this paper is a self-checking implementation of the arithmetic structures used in RS encoders, with no modification of the decoder architecture. This property enables the reusability of the design of complex digital systems, which makes it attractive to both academia and industry. Additionally, the authors discuss two main properties of the error-free decoder and the performance of the new system in terms of area and delay overhead.

Overall, this is a well-written paper that provides a self-checking RS encoder and decoder with the capability of detecting and correcting concurrent errors.

Reviewer:  Hao Wang Review #: CR135151 (0811-1075)
1) Masoleh, A.R.; Hasan, M.A. Error detection in polynomial basis multipliers over binary extension fields. Lecture Notes in Computer Science 2523, (2004), 515–528.
2) Cardarilli, G.C.; Pontarelli, S.; Re, M.; Salsano, A. Design of a self-checking Reed-Solomon encoder. In Proc. of the 11th IEEE Int. On-Line Test. Symp. (IOLTS '05) IEEE, 2005, 201–202.
Bookmark and Share
 
Algorithms Implemented In Hardware (B.7.1 ... )
 
 
Error Control Codes (E.4 ... )
 
 
VLSI (Very Large Scale Integration) (B.7.1 ... )
 
 
Reliability, Testing, And Fault-Tolerance (B.8.1 )
 
 
Types And Design Styles (B.7.1 )
 
 
Coding And Information Theory (E.4 )
 
Would you recommend this review?
yes
no
Other reviews under "Algorithms Implemented In Hardware": Date
The performance of multilective VLSI algorithms
Savage J. Journal of Computer and System Sciences 29(2): 243-273, 1984. Type: Article
Dec 1 1985
Proving systolic systems correct
Hennessy M. ACM Transactions on Programming Languages and Systems 8(3): 344-387, 1986. Type: Article
Jul 1 1987
Algorithms for iterative array multiplication
Nakamura S. IEEE Transactions on Computers 35(9): 713-719, 1986. Type: Article
Jul 1 1987
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy