Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
One-layer routing without component constraints
Lloyd E., Ravi S. Journal of Computer and System Sciences28 (3):420-438,1984.Type:Article
Date Reviewed: Jan 1 1985

This well-written paper considers the problem of wiring together, in one layer, :In corresponding pairs of terminals that are located in two parallel rows on opposite sides of a channel. The channel width may either be fixed or variable. The variable width case is solved by finding the fixed width case for each possible width. The wiring models used are the river routing model and its generalizations. The :Iinternal wiring model is one in which each wire is completely inside the channel. This is identical to the river routing model, which is studied independently by a number of researchers see [1]. The :Iinternal-external wiring model is one in which each wire is either completely inside or completely outside the channel area. The main objective is to minimize the wiring area and the number of tracks used. The paper gives polynomial time algorithms for each of these problems. Furthermore, it shows that more compact wiring (i.e., less area) may be obtained by using the internal-external model instead of the internal model. More specifically, a savings factor of 0(n:S1/2) in area is achievable. Finally, it is shown how the solution to the one layer internal-external problem can be used to obtain a wiring according to the two layer internal model.

References

[1] Dolev, D.; Karplus, K.; Siegel, A; Strong, A.; and Ullman, J.D. Optimal wiring between rectangles, Proc. 13th annual ACM symposium on theory of computing (Milwaukee, WI, May 11-13, 1981), ACM, New York, 1981, 312-317.

Reviewer:  A. Mirzaian Review #: CR108743
Bookmark and Share
 
Layout (B.7.2 ... )
 
 
Routing And Layout (F.2.2 ... )
 
 
VLSI (Very Large Scale Integration) (B.7.1 ... )
 
Would you recommend this review?
yes
no
Other reviews under "Layout": Date
An efficient macro-cell placement algorithm
Aarts E., de Bont F., Korst J., Rongen J. Integration, the VLSI Journal 10(3): 299-317, 1991. Type: Article
Mar 1 1992
Layouts with wires of balanced length
Becker B., Osthof H. Information and Computation 73(1): 45-58, 1987. Type: Article
Oct 1 1987
Optimal layer assignment for interconnect
Pinter R. Advances in VLSI and Computer Systems 1(2): 123-137, 1984. Type: Article
Sep 1 1985
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy