|
ComputingReviews.com
|
An FPGA-based parallel architecture for on-line parameter estimation using the RLS identification algorithm Ananthan T., Vaidyan M. Microprocessors & Microsystems38(5):496-508,2014.Type:Article |
|
|
|
Published By: Elsevier Science Publishers B. V. |
|
|
|
|
|
|
|
|
Use your personal or institutional subscription to read the fulltext of the article.
|
|
|
|
|
|
|
|
|
|
|
|