Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
What causes a system to satisfy a specification?
Chockler H., Halpern J., Kupferman O. ACM Transactions on Computational Logic9 (3):1-26,2008.Type:Article
Date Reviewed: Aug 20 2008

Properties of finite state systems can be expressed using temporal languages; checking whether a given system satisfies the properties specified is an interesting verification problem. There are tools that provide estimations on how well the testing process covers the states of the system.

Chockler, Halpern, and Kupferman relate coverage to causality that is based on counterfactual dependence, and bring the notion of a degree of responsibility to the context of coverage, fault tolerance, and understanding error traces. The paper explains the concepts very well and provides a good review of the background material, making it easy to read.

However, computation of the degree of responsibility is hard and requires a separate computation for each of the variables of a given property. The paper provides a linear algorithm for the special case of read-once Boolean formulas, with the assumption that the formulas are expressed in positive normal form.

The concepts are explained using a detailed example. Although the finite state machine (FSM) for the example is clear, the design description in Figure 5 is not legal Verilog and needs to be corrected.

Adoption of these ideas into a tool can take significant implementation effort, and the integration of the computations for coverage and degree of responsibility into a single algorithm requires further research.

Reviewer:  Paparao Kavalipati Review #: CR135973 (0907-0652)
Bookmark and Share
  Reviewer Selected
Featured Reviewer
 
 
Verification (B.6.3 ... )
 
 
Mechanical Verification (F.3.1 ... )
 
 
Model Checking (D.2.4 ... )
 
 
Relation Systems (I.2.4 ... )
 
 
Knowledge Representation Formalisms And Methods (I.2.4 )
 
 
Software/ Program Verification (D.2.4 )
 
  more  
Would you recommend this review?
yes
no
Other reviews under "Verification": Date
Verifying sequential equivalence using ATPG techniques
Huang S., Cheng K., Chen K. ACM Transactions on Design Automation of Electronic Systems 6(2): 244-275, 2001. Type: Article
Nov 1 2001
Writing testbenches: functional verification of HDL models
Bergeron J., Kluwer Academic Publishers, Norwell, MA, 2000.  354, Type: Book (9780792377665)
Jun 1 2000
A methodology for hardware verification based on logic simulation
Bryant R. Journal of the ACM 38(2): 299-328, 1991. Type: Article
Jun 1 1992
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy