For practical reasons, when designing a very large scale integrated (VLSI) circuit, it may become necessary to distribute the design over a number of subdevices. The authors analyze the problem of automating such division in optimum fashion and describe their system, CHOP. Detailed examples are considered and the new system is compared with existing methods.

This is an interesting and worthwhile paper.