Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Browse by topic Browse by titles Authors Reviewers Browse by issue Browse Help
Search
  Hu, Yu Hen Add to Alert Profile  
 
Options:
Date Reviewed  
  1 - 1 of 1 reviews    
  Mapping deep nested do-loop DSP algorithms to large scale FPGA array structures
Kittitornkun S., Hu Y. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11(2): 208-217, 2003.  Type: Article

In its first section, this paper introduces the new MODG design methodology for mapping an inner loop body to a configurable, linear array of processing elements (PEs). The body is represented by a loop dependence graph, while the PEs ...
...
Jan 13 2004  

   
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy