Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Classification of defective analog integrated circuits using artificial neural networks
Stopjaková V., Malošek P., Mičušík D., Matej M., Margala M. Journal of Electronic Testing: Theory and Applications20 (1):25-37,2004.Type:Article
Date Reviewed: Oct 7 2004

The simulation results of applying the theory of artificial neural networks (ANN) to the problem of detecting catastrophic defects injected into a two-stage operational amplifier are presented in this paper.

Experiments were performed on both 0.7 and 0.35 micron technology, using HSPICE simulations. Using power supply current waveforms as inputs (both in the time domain and frequency domain), coverage ranging from 15 to 99 percent was achieved, depending on the size of the training set, and the complexity of the neural network.

I found the paper to be interesting. The experiments were well organized, and the data was presented in an easily understood format. A reader can understand the results without being an expert in ANNs or analog circuits. I have two criticisms: first, the authors do not realize their stated goal, that catastrophic defects be unconditionally detected, and, second, nearly every sentence has a grammatical defect. In spite of these shortcomings, the paper will be of interest to those working in the area of ANN research, and to those interested in detecting faults in analog circuits.

Reviewer:  F. Gail Gray Review #: CR130240
Bookmark and Share
 
Verification (B.7.2 ... )
 
 
Connectionism And Neural Nets (I.2.6 ... )
 
 
Matlab (G.4 ... )
 
 
VLSI (Very Large Scale Integration) (B.7.1 ... )
 
 
Learning (I.2.6 )
 
 
Reliability, Testing, And Fault-Tolerance (B.8.1 )
 
  more  
Would you recommend this review?
yes
no
Other reviews under "Verification": Date
Trace theory for automatic hierarchical verification of speed-independent circuits
Dill D., MIT Press, Cambridge, MA, 1989. Type: Book (9789780262041010)
Jan 1 1992
Design and verification of the Rollback Chip using HOP: a case study of formal methods applied to hardware design
Gopalakrishnan G., Fujimoto R. ACM Transactions on Computer Systems 11(2): 109-145, 1993. Type: Article
Jul 1 1994
Automatic generation of functional vectors using the extended finite state machine model
Cheng K., Krishnakumar A. ACM Transactions on Design Automation of Electronic Systems 1(1): 57-79, 1996. Type: Article
Apr 1 1997
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy