Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Fault-tolerant network-on-chip design with flexible spare core placement
Bhanu P., Kulkarni P., J S. ACM Journal on Emerging Technologies in Computing Systems15 (1):1-23,2019.Type:Article
Date Reviewed: Aug 22 2019

Swapping a defective core on a reliable network-on-chip (NoC) system requires swift access to an extra core. But how should an efficient fault-tolerant NoC algorithm for flexibly placing a spare core in a mesh network be designed? Bhanu et al. present two alternative techniques for flexibly positioning a replacement core in a mesh-based NoC system.

The authors present integer linear programming (ILP) and particle swarm optimization (PSO) strategies for accurately placing a spare core in a NoC system. Specifically, a directed graph is used to explicate the standby core location problem. In the directed core graph of an application, a vertex contains a core, an edge indicates the communication between a pair of cores, and the communication cost between each pair of cores is the bandwidth requirement. The ILP algorithm is proposed for pinpointing the unsurpassed location for the fallback core in a mesh network. Assuming the availability of a core for each router, a PSO technique is also proposed for positioning the extra core in the mesh network.

In experiments, the ILP algorithm was used to minimize the communication cost among pairs of cores, contingent upon the communication paths between active/failed cores and the routers. Unfortunately, the exact simulation results were derived for small NoCs due to the limited memory and central processing unit (CPU) of the system used to investigate the spare core placement issues. Consequently, PSO was explored to locate the positions of fault-tolerant cores in large applications. The experimental results reveal considerable reductions in communication costs, network access delays, and power consumption.

Clearly, the authors articulate and present unique perspectives into discrete PSO applications for designing fault-tolerant NoC systems. The experimental results compare favorably with the evidential results of NoC studies in the literature. However, the system with limited CPU and memory used for the experimental simulations might limit the generality of the results. I call on network practitioners to read this paper and recommend adequate platforms for future comprehensive NoC system studies.

Reviewer:  Amos Olagunju Review #: CR146667 (1911-0392)
Bookmark and Share
  Reviewer Selected
Featured Reviewer
 
 
Fault Tolerance (C.4 ... )
 
 
General (C.0 )
 
Would you recommend this review?
yes
no
Other reviews under "Fault Tolerance": Date
Performance of fault-tolerant data and compute intensive programs over a network of workstations
Smith J., Shrivastava S. Theoretical Computer Science 196(1-2): 319-345, 1998. Type: Article
Jan 1 1999
System diagnosis with smallest risk of error
Diks K., Pelc A. Theoretical Computer Science 203(1): 163-173, 1998. Type: Article
Mar 1 1999
Coding approaches to fault tolerance in combinational and dynamic systems
Hadjicostis C., Kluwer Academic Publishers, Norwell, MA, 2001.  216, Type: Book (9780792376248)
Jul 2 2002
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy