Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Dynamic core allocation and packet scheduling in multicore network processors
Iqbal M., Holt J., Ryoo J., de Veciana G., John L. IEEE Transactions on Computers65 (12):3646-3660,2016.Type:Article
Date Reviewed: Mar 31 2017

The invention of the multicore processor was a great achievement with significant influences on the throughput, performance, and speed of computing. It has been the origin of two major investigation streams: how to exploit its untethered power and how to imply the appropriate concurrency in the codes perfectly. The first subject is the main aim of this paper.

Devising an efficient policy to assign the packets to the cores is the objective of the paper. The packet scheduler is a key component in the multicore network processor architecture. Traditionally, packet-level and flow-level load balancing schemes are deployed to assign the packets to the cores. Dispersal of the packets’ movement among the cores is one of the properties of the packet-level load balancing method. To mitigate this issue, the authors discuss a flow-level load balancing method that operates based on the hash function to assign the flow of packets from an application to a target core. Although this policy affords the caching and ordering advantages, its efficiency depends on the quality of the hash function. The monotonic nature of hash scheduling is not like the asymmetric dynamism of packets generated by the applications. Even with the best distribution of flows to cores, skewed load and flow bundle would be the next issue. The paper proposes mechanisms not only to keep the advantages of caching and ordering, but also to balance the loads to different cores with minimum performance side effects.

Migration of packets from the overloaded nodes to the underutilized ones is the favorite policy to implement load equilibrium. The authors provide a two-level annex-cache hardware mechanism, an aggressive flow detector (AFD), which not only identifies the high aggressive flows in the network, but tries to balance their load symmetrically with less overhead by using an appropriate migration policy. AFD constitutes a small fully associative cache, aggressive flow cache (AFC), and an N-way associative annex cache.

Multiservice core allocation was discussed perfectly as well, covering two aspects: how the core is assigned to the service and how the packets are conducted to their favorite service cores.

The achieved results and performance of the proposed architecture are evaluated by simulation, and the results indicate the improvement of throughput and performance by utilizing a locality-aware packet scheduling (LAPS) policy.

A comprehensive, implementable proposal has been propounded. It embraces plenty of useful discussions about the hardware techniques and an analogy from networking science. It is definitely is a fruitful reference for those in the multicore research community.

Reviewer:  Mohammad Sadegh Kayhani Pirdehi Review #: CR145159 (1706-0368)
Bookmark and Share
  Featured Reviewer  
 
Performance Analysis And Design Aids (B.3.3 )
 
 
Parallel Architectures (C.1.4 )
 
 
Performance Analysis And Design Aids (B.4.4 )
 
 
Single Data Stream Architectures (C.1.1 )
 
 
Performance of Systems (C.4 )
 
Would you recommend this review?
yes
no
Other reviews under "Performance Analysis And Design Aids": Date
Accounting for Memory Bank Contention and Delay in High-Bandwidth Multiprocessors
Blelloch G., Gibbons P., Matias Y., Zagha M. IEEE Transactions on Parallel and Distributed Systems 8(9): 943-958, 1997. Type: Article
Jun 1 1998
Architecting phase change memory as a scalable DRAM alternative
Lee B., Ipek E., Mutlu O., Burger D. ACM SIGARCH Computer Architecture News 37(3): 2-13, 2009. Type: Article
Oct 28 2009
Flash as cache extension for online transactional workloads
Kang W., Lee S., Moon B. The VLDB Journal: The International Journal on Very Large Data Bases 25(5): 673-694, 2016. Type: Article
Dec 20 2016
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy