Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Architecting phase change memory as a scalable DRAM alternative
Lee B., Ipek E., Mutlu O., Burger D. ACM SIGARCH Computer Architecture News37 (3):2-13,2009.Type:Article
Date Reviewed: Oct 28 2009

The shrinking dimensions of devices place strong limitations on the continued use of dynamic random access memory (DRAM) architectures. Alternative technologies for memory circuits, including phase change memory (PCM), are now being pursued.

In this paper, Lee et al. present a survey of currently available PCM implementations. They present a baseline architecture for comparing PCM and DRAM architectures in terms of area, access delay, energy, and endurance. Compared to DRAM, the PCM architecture has longer latencies and consumes more energy. Rewrites increase the wear of PCM devices. The authors present effective buffer reorganization schemes that make PCM technology competitive with DRAM, at current technology nodes, in terms of energy and delay requirements. Partial rewrites also increase the endurance of a device.

PCM technology is more scalable than DRAM at future technology nodes. This results in reduced energy consumption, increased capacity, and greater endurance. PCM is also nonvolatile and has the potential for further energy savings. Lee et al. present a strong case for PCM memory over DRAM implementations, through consistent analysis.

Reviewer:  Srinivasa Vemuru Review #: CR137426 (1005-0483)
Bookmark and Share
 
Performance Analysis And Design Aids (B.3.3 )
 
 
Memory Control And Access (B.6.1 ... )
 
Would you recommend this review?
yes
no
Other reviews under "Performance Analysis And Design Aids": Date
Accounting for Memory Bank Contention and Delay in High-Bandwidth Multiprocessors
Blelloch G., Gibbons P., Matias Y., Zagha M. IEEE Transactions on Parallel and Distributed Systems 8(9): 943-958, 1997. Type: Article
Jun 1 1998
Flash as cache extension for online transactional workloads
Kang W., Lee S., Moon B. The VLDB Journal: The International Journal on Very Large Data Bases 25(5): 673-694, 2016. Type: Article
Dec 20 2016
Dynamic core allocation and packet scheduling in multicore network processors
Iqbal M., Holt J., Ryoo J., de Veciana G., John L. IEEE Transactions on Computers 65(12): 3646-3660, 2016. Type: Article
Mar 31 2017
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy