Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Design of a multimedia processor based on metrics computation
Amor N., Le Moullec Y., Diguet J., Philippe J., Abid M. Advances in Engineering Software36 (7):448-458,2005.Type:Article
Date Reviewed: Jan 5 2006

A novel approach for the creation of a multimedia processor is presented in this paper. Three steps to customize a general-purpose processor (GPP) based on the detailed analysis of a target application are described, and these steps are demonstrated on some multimedia applications. The approach consists of analysis of an application in terms of memory requirements, potential parallelism, and control operations. These metrics are further used to customize a GPP with additional dedicated hardware modules.

The first step is the analysis of the targeted application using three metrics. The first is gama, an indicator of the amount of parallelism present in a subroutine. Functions with a high gama value should be implemented in hardware because they have a higher potential for acceleration with dedicated circuits. Functions with a small gama value do not result in any speedup with dedicated hardware, hence they may be mapped onto a GPP. The memory-oriented metric (MOM) is an indicator of the frequency of the global memory accesses (accesses to data not present in registers) in a function, normalized to one. Applications with higher MOMs require good data bandwidth from the lower levels of the memory, via big local memories or parallel data accesses. The third metric, control-oriented metric (COM), is a measure of the control operations in a function (such as greater than, less than, and so on) that cannot be resolved at compile time. Functions with higher COM values should be implemented in a GPP rather than in a specialized hardware processor because such functions require the implementation of rather large and complicated state machines. The second step is the customization of a GPP, and the third step is the architecture generation.

The above three steps constitute a framework for a detailed analysis of an application from its description in a higher level language. The paper argues that this framework is well suited to improve application-architecture matching. It is a first step in the development of embedded devices with energy, time, and quality of service tradeoffs.

Reviewer:  Seetharami R. Seelam Review #: CR132242 (0607-0715)
Bookmark and Share
  Featured Reviewer  
 
RISC/ CISC, VLIW Architectures (C.1.1 ... )
 
 
Adaptable Architectures (C.1.3 ... )
 
 
Evaluation/ Methodology (H.5.1 ... )
 
 
Performance Attributes (C.4 ... )
 
 
Real-Time And Embedded Systems (C.3 ... )
 
 
Other Architecture Styles (C.1.3 )
 
  more  
Would you recommend this review?
yes
no
Other reviews under "RISC/CISC, VLIW Architectures": Date
A cost-effective design for MPEG-2 audio decoder with embedded RISC core
Tsai T., Wu R., Chen L. Journal of VLSI Signal Processing Systems 29(3): 255-265, 2001. Type: Article
Apr 21 2003
Cost-Conscious Strategies to Increase Performance of Numerical Programs on Aggressive VLIW Architectures
López D., Llosa J., Valero M., Ayguadé E. IEEE Transactions on Computers 50(10): 1033-1051, 2001. Type: Article
Dec 16 2002
An FPGA-based VLIW processor with custom hardware execution
Jones A., Hoare R., Kusic D., Fazekas J., Foster J.  Field-programmable gate arrays (Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-programmable Gate Arrays, Monterey, California, Feb 20-22, 2005)107-117, 2005. Type: Proceedings
May 23 2006
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy