Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Methods for evaluating and covering the design space during early design development
Gries M. Integration, the VLSI Journal38 (2):131-183,2004.Type:Article
Date Reviewed: Jun 15 2005

Design space exploration (DSE) is the process of examining alternate implementations of a system at different points in the ranges of performance, cost, memory usage, power usage, time to market, and other metrics.

This paper is an encyclopedic compendium and summary of current techniques in use, and available, for DSE. The organization of the topics is excellent: establish and discuss the metrics that serve to evaluate a single design; establish methods that can be used to move a design around in the design space; discuss the representation of the design space; and describe design frameworks, tradeoffs, and benchmarks.

Systems are becoming more complex throughout the design hierarchy, from submicron effects at the device level, to the integration of heterogeneous processor architectures at the top level of the system. Working on such systems is becoming more challenging. The design methods are very complex, and so are the systems on which we would like to use them.

Since we all know and acknowledge that the design of complex systems is itself a problem that is at once challenging and intractable, automating any aspect of it is also challenging and (it turns out) intractable. If design and optimization are difficult problems, they become much more difficult when attempted using automation on complex, multidimensional problems with incommensurable coordinate units.

This paper is very well written, but is difficult reading nonetheless, rather like perusing a laundry list or telephone directory. The information is a valuable list/directory for the system designer.

One of the features of the paper is its annotated compilation of the software systems already available commercially or in academia, summarized in tables that present and assess the systems. The paper includes an extensive set of references, including links to the full text of many references that are online. This paper is a valuable contribution to the field.

Reviewer:  J. W. S. Smith Review #: CR131390 (0512-1307)
Bookmark and Share
 
Languages And Compilers (B.1.4 ... )
 
 
Hardware Description Languages (B.6.3 ... )
 
 
Probabilistic Algorithms (Including Monte Carlo) (G.3 ... )
 
 
Verification (B.7.2 ... )
 
 
Verilog (B.6.3 ... )
 
 
VLSI (Very Large Scale Integration) (B.7.1 ... )
 
  more  
Would you recommend this review?
yes
no
Other reviews under "Languages And Compilers": Date
Speed tunable finite state machine compiler: ZEPHCAD
Sato H., Sugiura Y., Fujita M. Microprocessors & Microsystems 14(1): 17-20, 1990. Type: Article
Feb 1 1991
Embedded controller FORTH for the 8051 family
Payne W., Academic Press Prof., Inc., San Diego, CA, 1990. Type: Book (9780125475709)
May 1 1991
Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming
Vemuri R., Kalyanaraman R. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 3(2): 201-214, 1995. Type: Article
Jul 1 1996
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy