Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Browse by topic Browse by titles Authors Reviewers Browse by issue Browse Help
  Browse All Reviews > Hardware (B) > Control Structures And Microprogramming (B.1) > Microprogram Design Aids (B.1.4) > Languages And Compilers (B.1.4...)  
  1-7 of 7 Reviews about "Languages And Compilers (B.1.4...)": Date Reviewed
  JACCIE: a Java-based compiler-compiler for generating, visualizing and debugging compiler components
Krebs N., Schmitz L. Science of Computer Programming 79101-115, 2014.  Type: Article

The software described is a compiler generator integrated in a graphical user interface (GUI) to support debugging. A compiler is viewed as a scanner, a parser, and an attribute evaluator. The focus is on the front-end techniques, with...

Aug 12 2014
  Producing the left parse during bottom-up parsing
Slivnik B., Vilfan B. Information Processing Letters 96(6): 220-224, 2005.  Type: Article

Bottom-up parsing can be applied to all deterministic context-free languages. On the other hand, left parsing also has some advantages, for example, in error reporting. The left parse of a substring can be pushed on the stack together ...

Nov 30 2006
  Methods for evaluating and covering the design space during early design development
Gries M. Integration, the VLSI Journal 38(2): 131-183, 2004.  Type: Article

Design space exploration (DSE) is the process of examining alternate implementations of a system at different points in the ranges of performance, cost, memory usage, power usage, time to market, and other metrics....

Jun 15 2005
  Introduction to microprocessors and microcontrollers
Crisp J., Newnes, 2004. 288 pp.  Type: Book (9780750659895)

This excellent little book is an introduction to microprocessors and microcontrollers, accessible to students in college or technical schools. Its great advantage is that most explanations are based on familiar systems that are analogo...

Aug 6 2004
  Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming
Vemuri R., Kalyanaraman R. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 3(2): 201-214, 1995.  Type: Article

Verification of the correctness of hardware designs is getting more attention thanks to some highly visible design flaws in certain products. As hardware description languages, such as VHDL, are used in design, the problem becomes more...

Jul 1 1996
  Embedded controller FORTH for the 8051 family
Payne W., Academic Press Prof., Inc., San Diego, CA, 1990.  Type: Book (9780125475709)

I expect this book to have limited appeal to the readership of Computing Reviews and in the marketplace at large. This hobbyist-style book goes into considerable detail regarding the implementation of FORTH on the i8051 family o...

May 1 1991
  Speed tunable finite state machine compiler: ZEPHCAD
Sato H., Sugiura Y., Fujita M. Microprocessors & Microsystems 14(1): 17-20, 1990.  Type: Article

The synthesis system to design finite-state machines described here allows the designer to explore a variety of implementations that differ in their speed of operation. The designer does this by specifying the number of levels of logic...

Feb 1 1991
Display per page
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy