|
Browse All Reviews > Computer Systems Organization (C) > Processor Architectures (C.1) > Multiple Data Stream Architectures (Multiprocessors) (C.1.2) > Associative Processors (C.1.2...)
|
|
|
|
|
|
|
|
|
1-3 of 3
Reviews about "Associative Processors (C.1.2...)":
|
Date Reviewed |
|
Advanced computer architecture and parallel processing (Wiley Series on Parallel and Distributed Computing) El-Rewini H., Abd-El-Barr M., Wiley-Interscience, 2005. Type: Book (9780471467403)
El-Rewini and Abd-El-Barr use a bottom-up approach to tackle the topic of high-performance computing and architecture. They start by covering the four basic hardware architectural patterns: single instruction single data (SISD), single...
|
Apr 14 2005 |
|
Distributed and parallel systems: cluster and grid computing (Kluwer International Series in Engineering & Computer Science) Juhasz Z., Springer-Verlag Telos, 2004. Type: Book (9780387230948)
This book contains 23 papers from the Austrian-Hungarian Workshop on Distributed and Parallel Systems (DAPSYS), held in Budapest in 2004. DAPSYS is an international conference series, with biannual meetings dedicated to general aspects...
|
Feb 28 2005 |
|
Bit-Parallel Arithmetic in a Massively-Parallel Associative Processor Scherson I., Kramer D., Alleyne B. IEEE Transactions on Computers 41(10): 1201-1210, 1992. Type: Article
The design and simulation of a computer consisting of 64k associative processing elements (APEs), each of which contains 32 one-bit arithmetic/associative logic units (A2LUs), are described. For 32-bit floating-point multipl...
|
May 1 1994 |
|
|
|
|
|